Abstract-The paper presents a continuous comparison comparator as an IP block. The comparator is developed in a standard semiconductor manufacturing process of 180 nm and can be applied in the design of system-on-a-chip devices, a dualslope ADC in particular. This ADC can be used in the design of multimeters, digital thermometers, and other devices. The comparator is modeled in Cadence software. The result of the modeling reveals the comparator delay being less than 12 ns under thermal overload and simultaneous power supply voltage slump. Voltage gain does not go below 104.9 dB at the nominal frequency of 1 kHz. Fast response time and resolution of the comparator allow it to be used as an IP block for a dual-slope ADC with the parameters of 11 effective number of bits, conversion frequency of 1 kHz.
I. INTRODUCTION
Voltage comparators are widely used for analog-to-digital converters as long as they are drivers intended for the transition from analog signals to digital ones. A comparator can fairly be considered as a single-bit ADC. This paper considers the comparator applicable to dual-slope ADC since the issue remains relevant. Dual-slope ADCs are widely used in multimeters, digital thermometers and other devices due to low price, high accuracy, low noise [1, 2] . Dual-slope ADCs refer to the slowest working converters, but the price and accuracy gains allow them to compete and surpass other types of ADC in particular tasks. For example, it would be quite convenient to use an incremental ADC for digital multimeters, but a technological problem arises in fabrication of a high-precision R-2R matrix and this requires an additional laser fitting of resistors, which increases its cost [3] . A dual-slope ADC will have lower costs compared with a successive approximation ADC with the same number of bits of these ADCs. Another advantage of this type of ADC is its immunity to industrial power supply and high-frequency interference in the input signal, since not an instantaneous signal value at the input of the ADC is digitized, but its average value in a time equal to half the conversion period. In addition, an integration circuit of a dual-slope ADC and a comparator alone can be used both as finished devices, and as blocks of more complex devices, thus reducing the size of the complex device and eventually reducing the final cost of the product.
II. PROBLEM STATEMENT
The purpose of this work is to consider the continuous comparison comparator in the integrated circuit with the four inputs to compare differential signals with an operating frequency of 1 kHz, a unipolar supply voltage of 1.8 V, and a range of working temperatures of -40 °C…+85 °C, a gain more than 104.3 dB, with the delay of less than 12.2 ns. These technical requirements are based on the fact that the comparator can be used in a dual-slope ADC with a conversion frequency of 1 kHz and 12 bit number.
III. SCHEMATICS AND LAYOUTS OF THE COMPARATORS
As far as low cost and high accuracy are the main advantages of the dual-slope ADC, the design of the comparator will be guided by the simplicity of the circuit implementations.
The schematic of the developed continuous comparison comparator is shown in Fig. 1 . The comparator consists of the standard blocks presented in [4, 5, and 6] . Besides, for the schematic a comparator layout has been developed in compliance with layout design standards and transistor matching rules for the 180 nm process [7] . The layout of the comparator is shown in Fig. 2 .
In Fig. 2 . number 1 indicates the input differential pairs based on transistors VT2, VT5 and VT7, VT9. Number 2 represents transistors VT1, VT4, and VT8 of the preamplifier stage that form mode currents of the stage. Number 3 is the active load of the preamplifier stage on transistors VT3, VT6. Number 4 presents transistors VT10-VT23, which form the decision-making block and output buffer.
To ensure that the developed comparator meets and exceeds the analogues, let us compare it with a predeveloped comparator, its schematic being shown in Fig. 3 and the layout in Fig. 4 . To ensure the operational performance and conservation of specified parameters of the developed comparator (Fig. 1, Fig.  2 ) and to compare its parameters with the predeveloped comparator (Fig. 3, Fig. 4 ) in the temperature range of -40 °C…+85 °C and with voltage supply deviations up to 10% from the rated value, parametric analysis was performed both for perfect schematics and layouts. The analyses results are listed in Table 1 in the form of comparator delays and voltage gains at different temperatures and supply voltages. There is no output offset in perfect schematics of continuous comparison comparators, however, the appearance of stray capacitance and resistance is inevitable in developing the layout resulting in offset voltage. For a dual-slope ADC this parameter is not critical, but the dependence of this parameter on temperature is important. It is better to have the dependence of offset voltage on temperature smaller. A parametric analysis was performed to compare the dependence of offset voltage (Uof) on temperature of two comparators, and its results are shown in Fig. 8 . The graph in Fig. 5 shows perfect schematics of the comparators having sufficient gains with the ADC conversion frequency of 1 kHz (schematic 1 -118 dB, Schematic 2 -115 dB) and the unity gain frequency of about 3.5 GHz for "Schematic 1" and 4.6 GHz for "Schematic 2" at 27 °C. However, due to unavoidable stray resistances and capacities, there are some inferior parameters: voltage gains of 109.5 dB for "Layout 1" and 109.8 dB for "Layout 2", unity gain frequency of approximately 900 MHz for "Layout 1" and 550 MHz for "Layout 2" at the temperature of 27 °C. Despite the deterioration in the parameters, the voltage gains are by 5.2 dB more than necessary for the first comparator and by 5.5 dB more than necessary for the second comparator. Unity gain frequencies, which are much higher than the rated frequency, suggest that, at the rated frequency of 1 kHz, the inertia of comparators will not have a substantial impact on their work.
As the data of parametric analyses shown in Table 1 , in Fig.  6 and 7 suggest, the developed comparator retains the specified parameters in the entire temperature range and the supply voltage deviations to 10 per cent from the rated value. Fig. 6 and 7 show that the layout has longer delays and smaller voltage gains relative to a perfect schematic, but they do not exceed the specified values. The delay of the developed comparator does not exceed 12 ns (12 ns under the worst conditions of thermal overload and simultaneous power supply voltage deficiency), and the voltage gain does not fall below 104.9 dB (104.9 dB under the worst-case conditions). Comparator 2 (Layout 2), compared with comparator 1 (Layout 1), has a higher dependence on delays and voltage gains on temperature, and as a result, in worst-case conditions comparator 2 has the delay of 12.6 ns (0.4 ns more than critical) and a voltage gain of 102.1 dB (2.2 dB less than necessary).
The graph in Fig. 8 shows that Layout 1 has a higher dependence of the offset voltage on temperature than Layout 2. But in view of the fact that the voltage gain and the comparator delay are larger for a dual-slope ADC, it could be considered that the developed comparator is suitable for the use in those ADCs.
VI. CONCLUSIONS
The IP block and its layout in the form of the continuous operation comparator in IC for the semiconductor manufacturing process of 180 nm with the rated frequency pattern of 1 kHz, the voltage gain at least of 104.9 dB, and the delay of no more than 12 ns has been developed. This comparator is suitable for the use as an IP block in developing dual-slope ADC with the following parameters: conversion frequency of 1 kHz, 12 number of bits (effective number of bits 11), input voltage range of 0.9...1.75 V. The comparator can work with a conventional operational amplifier as a part of an integrator (with one output) as well as with a fully differential amplifier.
